I. INTRODUCTION
A DVANCEMENTS in very large scale integration technology following Moore's Law have led to unprecedented transistor and interconnect scaling. As a result, interconnect delay in long global wires is an increasing problem in integrated circuits (IC) relative to delays in transistor switching [1] , [2] . In the latest microelectronics technology nodes, interconnect delay has become the limiting factor in determining the speed of digital systems [3] . Further, miniaturization by traditional IC scaling in future planar complementary metaloxide-semiconductor (CMOS) technology faces significant challenges [4] . Stacking of ICs using 3-D integration technology helps in significantly reducing wiring lengths, interconnect latency, and power dissipation, while reducing the size of the chip and enhancing performance [3] , [5] - [9] .
Through silicon via (TSV) is a key enabling technology for 3-D integration that helps in realizing highly miniaturized complex next-generation systems [4] . 3-D integration with TSVs has several advantages over wirebonding such as shorter interconnect length, lower electrical parasitics and latency, and higher bandwidth. TSVs can be formed as area arrays as against peripheral wirebonding, leading to greater vertical interconnect density and reduced form factor [10] . TSVs also enable heterogeneous integration by stacking ICs with different technologies (e.g., digital IC, analog IC, power IC, MEMS, sensor chips, etc.).
Electrical modeling of TSVs is very important for 3-D system design and analysis, and there have been several publications focusing on TSV modeling and simulations. In [11] - [13] , two-port vector network analyzer (VNA) measurements were performed on TSVs. An equivalent circuit model of the TSVs was proposed and its parameters were fitted to match the measured data. In [14] , two-port VNA measurements were performed on a two-TSV chain. The S-parameters of the TSVs were obtained by de-embedding the interconnect lines. An equivalent circuit model was proposed and its parameters were fitted to the de-embedded measurement data. However, in these studies, the Si substrate was left floating without any bias on it. In [15] , a simplified R− L model of a TSV was extracted from VNA measurement without biasing the Si substrate.
In [16] , TSVs were analyzed as parallel round lines. An equivalent circuit model for TSVs was proposed based on this analysis and the results were compared with full-wave electromagnetic (EM) simulation results. The circuit model correlated well with the simulation results only beyond 30 GHz. The Si substrate was not biased in either the analysis or the EM simulation. In [17] , an equivalent circuit model of four TSVs (in GSSG configuration) was proposed and its values were obtained by curve-fitting to the simulation results. An analytical modeling of propagation delay in TSVs was presented in [18] . In [19] , equivalent circuit models of isolated and coupled TSVs were presented. The model parameters were expressed by empirical equations and extracted using a quasi-static EM field solver.
All the aforementioned papers related to TSV modeling consider the Si substrate as a lossy dielectric material and ignored its semiconducting properties. These models neglect the voltage-dependent MOS capacitance associated with TSVs. The first analytical models of the MOS capacitance effect in TSVs by analytically solving Poisson's equation assuming full depletion approximation (FDA) were reported in [20] and [21] . A similar modeling of the TSV capacitance with FDA has been presented in [22] along with measurement and device simulation results. The FDA simplifies the analysis by assuming that there are no mobile charge carriers in the depletion region, but leads to only an approximate solution for the TSV capacitance.
This paper presents a more accurate electrical model of a TSV. Poisson's equation for the fixed and mobile charge distributions in the semiconductor is solved numerically in cylindrical coordinates by using the Runge-Kutta method [23] to obtain the MOS capacitance of the TSV. The results are correlated with measurement data to validate the model. Parametric studies are performed to study the effect of TSV diameter, liner thickness, liner material, Si resistivity, and TSV metal on TSV capacitance. Design guidelines are proposed for designing TSVs in the signal and power distribution networks (PDNs) as well as for TSVs in variable capacitor applications. Finally, the TSV circuit model is used in the simulation of the PDN in 3-D systems. This paper is organized as follows. Section II describes the physical structure of TSVs along with the MOS capacitance effect in TSVs in signal and PDN. The electrical modeling of TSV capacitance and measurement correlation are presented in Section III. Section IV discusses the results of the parametric studies performed on the TSV capacitance. Design guidelines for TSVs are outlined in Section V. Section VI presents modeling and simulation of a 3-D PDN using the proposed TSV circuit model. Finally, the conclusions are presented in Section VII.
II. MOS CAPACITANCE IN TSVS
TSVs have a cylindrical MOS structure as shown in Fig. 1 . The Si substrate has a layer of SiO 2 liner on its top and bottom surfaces. The through hole is lined with a dielectric material (usually SiO 2 ) and filled with a conductive material (typically a metal). The Si substrate is doped either n-type or p-type and is biased (usually to ground potential).
The inner conductor of the TSV acts as a metal electrode separated from the biased Si substrate by the dielectric liner similar to the metal electrode or gate in an MOS capacitor or MOSFET. Fig. 2 shows the capacitance (C g ) for a planar MOS structure in a p-type doped Si substrate with change in the gate voltage (V g ). The C −V plot for the MOS capacitance effect in TSV also exhibits a similar trend [24] . As shown in Fig. 2 , at high gate voltage the MOS capacitance has three possibilities: deep depletion, high frequency, and low frequency.
When the DC component of the gate voltage changes very fast (typically > 5 V/s), the generation of minority carriers cannot keep up with the rate of change of the gate voltage [25] . Hence, no inversion region is formed. Any increase in the gate voltage is matched by an increase in the width of the depletion region, resulting in the deep depletion mode of operation. TSVs in the signal distribution network (SDN) of digital systems carry high-frequency signals with sharp rise and fall time, and therefore follow the deep depletion C −V curve.
When the DC component of the gate voltage changes slowly, an inversion region is formed for high gate voltage. The MOS capacitor behavior is determined by the frequency of the small-signal AC component of the gate voltage.
The minority carrier generation rate cannot keep up with the high-frequency (typically > 1 MHz) small-signal AC component of the gate voltage [25] . In this high-frequency mode of operation, the depletion width changes with any AC change in the gate voltage. TSVs in the PDN of digital systems carry DC power along with high-frequency noise (such as simultaneous switching noise). These TSVs follow the high frequency C −V curve.
When the gate voltage has a low-frequency small-signal AC component, the minority carrier generation rate matches any change in the gate voltage. The width of the inversion region changes with the gate voltage in this low-frequency mode of operation. TSVs in an ideal power distribution network (PDN) (i.e., without any high-frequency noise) follow the lowfrequency C −V curve. The focus of this paper is to derive the bias-voltage-dependent MOS capacitance of a TSV. 
III. ELECTRICAL MODELING
The MOS capacitance of a TSV is analytically modeled in this section. The electric field, potential, and charge distribution around the TSV are obtained by solving Poisson's equation in cylindrical coordinates. The analysis is performed for a p-type Si substrate, but a similar analysis can also be performed for an n-type Si substrate as well. 
where Q T SV is the charge on the TSV (C); C ox is the SiO 2 liner capacitance (F); V FB is the flat band voltage (V); ϕ S is the surface potential at the Si-SiO 2 interface (V). For a TSV with length L, C ox can be expressed by the cylindrical capacitor formula
where ε ox is the permittivity of SiO 2 (F/m); r 0 is the radius of the TSV conductor (m) (as shown in Fig. 3) ; r 1 is the radius of the outer surface of the TSV oxide liner (m) (as shown in Fig. 3 ).
The flat band voltage (V FB ) is the voltage that needs to be applied on the TSV in order to obtain a flat band energy diagram as shown in Fig. 4 . In a flat band condition, there are no charges in the semiconductor. V FB is the difference between the work function of the TSV metal (ϕ M ) and silicon (ϕ Si ). It can be expressed by
where X is the electron affinity of Si (4.05 V); E g is the bandgap energy of Si (1.12 eV at room temperature); q is the electronic charge (1.6022 × 10 −19 C);
T is the absolute temperature (K); N a is the doping concentration of the acceptor ions (per m 3 ); n i is the intrinsic carrier concentration of Si (1.18 × 10 10 cm −3 at 300 K).
To calculate the surface potential (ϕ S ), the charge distribution around the TSV can be represented by Poisson's equation in cylindrical coordinates
ϕ and ρ are the potential and charge density at radius r , respectively, and ε S is the permittivity of Si. Because of geometry, the charge distribution is modeled to be axisymmetric and not varying along the length of the TSV. The charge distribution is composed of fixed doping ions (N a ), holes ( p), and electrons (n) in the semiconductor. The charge density can therefore be expressed by the following equations:
Potential ( Equation (4) can be rewritten using (6) as
However, to our knowledge, there are no analytical solutions to (8) . Hence, this equation is solved numerically using the classical fourth-order Runge-Kutta method [23] in MATLAB.
The initial conditions are the surface potential (ϕ) and electric field (−dϕ/dr) at the Si-SiO 2 interface (r = r 1 ). For a given surface potential, the electric field at the Si-SiO 2 interface is obtained iteratively such that the potential and electric field distributions converge as shown in Fig. 5 (a) and (b).
The distance at which the potential and electric fields become zero represents the edge of the depletion region. Equation (6) along with the potential distribution can be used to plot the charge distribution in Si, as shown in Fig. 6 .
The charge on the TSV (Q T SV ) is equal to the total charge in the Si
In (9), the value of the electric field at the Si-SiO 2 interface (r = r 1 ) is obtained from the electric field distribution obtained from the numerical solution of (8) . Using (1)- (3) and (9), the voltage on the TSV for a given surface potential can be calculated. The TSV capacitance for a given TSV voltage is also calculated from the potential and electric field distributions in the Si
The threshold point is reached when ϕ S = 2ϕ B .
At this point, the TSV voltage is called the threshold voltage (V T ).
In low-frequency operation, the TSV capacitance is obtained from (11) . In high-frequency operation, beyond the threshold voltage, the TSV capacitance remains constant at the threshold capacitance value. In the deep depletion mode of operation, the inversion region does not form. The capacitance in this mode, beyond the threshold voltage, is obtained by neglecting the minority carrier density (n) as seen in (5).
The low-frequency, high-frequency, and deep depletion TSV capacitance-voltage (C −V ) curves are shown in Figs. 7-9, respectively. These figures compare the TSV C −V plots obtained by this analysis with those obtained by using the FDA [20] , [21] . The TSV modeled in these figures was filled with Cu. It was 30 μm in diameter with a 0.1-μm-thick SiO 2 liner. The resistivity of the Si substrate was 1 ·cm. In Figs. 7-9, the term "Bias Voltage" refers to the voltage difference between the TSV and the Si substrate.
If the MOS capacitance effect is neglected, then the TSV capacitance is equal to just the oxide capacitance. The solid blue curves in Figs. 7-9 represent this C −V plot. It is observed from these figures that neglecting the MOS effect in TSV can lead to significant inaccuracies in calculating its capacitance. Using only the oxide capacitance (by neglecting the MOS effect) results in overestimation of the TSV capacitance. This can lead to errors while designing interconnections in 3-D ICs and Si interposers.
From Figs. 7-9, it is observed that the FDA solution results in considerable error near the flat band and threshold regions. These errors are marked in Figs. 7-9 as Error F B and Error T h , respectively. The FDA assumes that there are no mobile charge carriers (holes or electrons) in the depletion region. Below the flat band voltage and above the threshold voltage, the FDA approximates the TSV capacitance to be equal to the liner capacitance. In reality, there are significant contributions from the mobile charge carriers near the flat band and threshold points. This is the cause for the inaccuracies suffered by the FDA. The numerical analysis of Poisson's equation considering the fixed and mobile charges in Si, as described in this section, captures the actual TSV C −V relationship.
A. Correlation with Measurements
Measurement results of TSV MOS capacitance has been reported in [22] , [24] , [26] , and [27] . High-frequency TSV capacitance measurement has been presented in [26] and [27] , while [24] has measured both the high-and low-frequency TSV capacitance. The TSV C −V curves as obtained from the analysis in this paper matches well with the trends in these measured results.
Model-to-measurement correlation is performed with the measured data from [22] and the result is shown in Fig. 10 . It is observed that the modeling result matches closely with the measurement data. The difference is less than 5 fF in the inversion region and less than 10 fF in the accumulation region. The modeling result also correlates closely with the device simulation result presented in [22] . This validates the TSV capacitance modeling presented in this paper.
B. Electrical Model
Modeling the MOS capacitance of the TSV is important in developing an accurate electrical circuit model. Fig. 11 shows the physical schematic of a pair of TSVs. R, P, and L in this figure represent the radius, pitch, and length of the TSV pair, respectively. Fig. 11(b) shows the equivalent circuit model of this TSV pair. [28] . R( f ) and L( f ), which represent the resistance and inductance of the TSV, are also derived in [28] . C( f ) is the coupling capacitance between the TSVs, whereas G( f ) is the silicon substrate conductance between the TSVs. C 0 ( f ) and G 0 ( f ) are the capacitance and substrate conductance to ground, respectively. C M OS (V ) represents the voltage-dependent MOS capacitance of the TSV.
IV. PARAMETRIC STUDY The effect of different TSV physical parameters on its capacitance was studied in [20] and [21] based on FDA analysis. This section presents the results of the parametric study based on the detailed MOS capacitance analysis (without the FDA) described in the previous section. The different TSV parameters that were studied are: i) TSV diameter, ii) TSV liner thickness, iii) TSV liner material, iv) Silicon resistivity, and v) TSV filling metal. The TSV capacitancevoltage curves for high frequency operation were plotted for these comparisons.
A. TSV Diameter
The effect of varying the TSV diameter on its capacitance was studied. The Cu-filled TSVs were modeled with a 0.1-μm-thick SiO 2 liner. The Si was modeled as a p-type substrate with 10 ·cm resistivity and biased to ground potential. Fig. 12 shows the per unit length TSV capacitance plotted as a function of the (TSV to Si) bias voltage difference for different TSV diameters. It is observed from Fig. 12 that the TSV capacitance decreases with decrease in the TSV diameter. Further, the difference between the TSV capacitance in the accumulation and inversion regions decrease with decrease in the TSV diameter.
The TSV capacitance is a series combination of the liner capacitance and the depletion capacitance. In the accumulation region, the TSV capacitance is very close to the oxide capacitance value. The TSV capacitance in the depletion and inversion region is influenced by the depletion capacitance. As compared to the depletion capacitance, the liner capacitance reduces faster with reduction in the TSV diameter. This is because the liner thickness is considered to be a constant. This results in the smaller difference in TSV capacitance between accumulation and inversion regions with decrease in TSV diameter.
In other words, a TSV with a lower liner thickness-to-TSV diameter ratio leads to a larger difference between the TSV capacitance in the accumulation and inversion regions.
B. Liner Thickness
The effect of varying the TSV liner thickness on its capacitance was studied. The Cu-filled TSVs were modeled with a Capacitance (pF/μm) diameter of 15 μm and a SiO 2 liner. The Si was modeled as a p-type substrate with 10 ·cm resistivity and biased to ground potential. Fig. 13 shows the per unit length TSV capacitance plotted as a function of the (TSV to Si) bias voltage difference for different TSV liner thicknesses.
It is observed from Fig. 13 that the TSV capacitance decreases with increase in the TSV liner thickness. Further, the difference between the TSV capacitance in the accumulation and inversion regions decrease rapidly with increase in the TSV liner thickness.
A thicker TSV liner reduces the liner capacitance. A thicker TSV liner also leads to a smaller electric field at the Si-liner interface. This creates a smaller depletion region, which leads to a higher depletion capacitance. Due to these effects, the difference between the TSV capacitance in the accumulation and inversion regions rapidly decreases with increase in the liner thickness. For TSVs with thick (>1 μm) liners, the MOS capacitance effect is negligible.
C. Liner Material
The effect of using different TSV liner materials on its capacitance was studied. The Cu-filled TSVs were modeled with a diameter of 15 μm and a 0.1-μm-thick liner. Si was modeled as a p-type substrate with 10 ·cm resistivity and biased to ground potential. TSV liner material. Further, the difference between the TSV capacitance in the accumulation and inversion regions decrease with decrease in the TSV liner's dielectric constant.
Decreasing the dielectric constant of the TSV liner material directly decreases the liner capacitance but it has negligible effect on the electric field in the Si-liner interface. Thus, it has a negligible effect on the depletion capacitance. Due to these reasons, the TSV capacitance in the inversion region is almost unaffected by the change in the dielectric constant of the TSV liner although it drastically changes the TSV capacitance in accumulation.
D. Resistivity of Silicon
The effect of Si substrates with different resistivity on the TSV capacitance was studied. The Cu-filled TSVs were modeled with a diameter of 15 μm and a 0.1-μm-thick SiO 2 liner. The Si was modeled as a p-type substrate biased to ground potential. Fig. 15 shows the per unit length TSV capacitance plotted as a function of the (TSV to Si) bias voltage difference for different Si resistivity values.
It is observed from Fig. 15 that the TSV capacitance in the depletion and inversion regions decreases with increase in the Si resistivity. The TSV capacitance in the accumulation region remains unaffected by the change in the Si resistivity.
The liner capacitance depends only on the liner dielectric constant, liner thickness, and TSV diameter. It is unaffected by any change in Si resistivity. Due to this reason, the TSV capacitance in accumulation is unaffected by change in Si resistivity. Increase in Si resistivity implies a lower doping level in the Si substrate. This leads to the formation of a wider depletion region around the TSV for the same voltage difference between the TSV and the Si. This reduces the depletion capacitance.
E. TSV Filling Metal
The effect of using different metals for filling the TSV on the TSV capacitance was studied. The TSVs were modeled with a diameter of 15 μm and a 0.1-μm-thick SiO 2 liner. Si was modeled as a p-type substrate with 10 ·cm resistivity and biased to ground potential. Fig. 16 shows the per unit length TSV capacitance plotted as a function of the (TSV to Si) bias voltage difference for different TSV filling metals. Table I lists the work function values of the different metals that were considered for this parametric study. It is observed from Fig. 16 that the TSV capacitance-voltage curve shape remains unchanged by the change in TSV filling metal. Changing the TSV filling metal offsets the C −V curve: lower work function metals move the curve to the left, whereas higher work function metals move the curve to the right.
The liner and depletion capacitances are independent of the work function of the TSV metal. However, the flatband and threshold voltages are directly related to the TSV metal work function. Hence changing the TSV filling metal just offsets the C −V curve without changing the capacitance values in accumulation or inversion.
V. DESIGN GUIDELINES
Based on the results of the parametric study as described in the previous section, some design guidelines for TSVs are proposed in this section.
A. TSVs in SDN
In an SDN, it is advantageous to have a low TSV parasitic capacitance to obtain a faster signal response and lower signal distortion. In order to reduce the TSV capacitance, the TSV must be biased in the deep depletion region. This condition may be satisfied by applying an appropriate negative bias voltage on a p-type Si substrate or an appropriate positive bias voltage on an n-type Si substrate. Alternatively, the TSV can be filled with a low-work-function metal for p-type Si (highwork-function metal for n-type Si) such that it is biased in the deep depletion region by the given signal range.
The diameter of the TSV and the thickness of the Si substrate should be reduced to minimize the TSV capacitance.
A thick liner should be used to reduce the liner capacitance. An appropriate liner material should be selected with a low dielectric constant for the same reason. Finally, a high-resistivity Si substrate should be used to reduce the depletion capacitance.
B. TSVs in PDN
Unlike the SDN, the objective of TSV design in the PDN is to increase its capacitance in order to obtain a better decoupling behavior of the TSV. In order to increase the TSV capacitance, the TSV must be biased in the accumulation region. This condition may be satisfied by applying an appropriate positive bias voltage on a p-type Si substrate or an appropriate negative bias voltage on an n-type Si substrate. Alternatively, the TSV can be filled with a high-work-function metal for p-type Si (low-work-function metal for n-type Si) such that it is biased in the accumulation region by the given voltage on the power plane.
The diameter of the TSV and the thickness of the Si substrate should be increased to increase the TSV capacitance. A thin liner should be used to increase the liner capacitance. An appropriate liner material should be selected with a high dielectric constant for the same reason. Finally, a lowresistivity Si substrate should be used to increase the depletion capacitance.
C. TSVs as Variable Capacitors
TSVs can be designed and used as variable capacitors by utilizing the MOS capacitance effect. For an effective variable capacitor design, the range of TSV capacitance must be increased. The TSV must be operated in the depletion or deep depletion region. This may be ensured by applying an appropriate bias voltage on the Si substrate such that the TSV operates in the depletion or deep depletion region for the range of voltages carried by the TSV. Another way to meet this objective is to use an appropriate metal for filling the TSV.
The difference between the accumulation and inversion capacitance must also be increased by increasing the diameter of the TSV. A thin layer of a high-dielectric-constant liner material should be used to increase the accumulation capacitance. Finally, a high-resistivity Si substrate (resistivity greater than 100 -cm) should be used to reduce the depletion capacitance, thereby increasing the difference between the accumulation and inversion capacitance values.
VI. TSV IN PDN
Modeling the voltage dependent MOS capacitance is important for accurate electrical modeling of TSV as discussed in Section III. The importance of modeling the depletion region in EM simulations was studied in [20] and [21] . It was observed that that the depletion region can be utilized to reduce the signal loss in TSVs. In order to study the effect of the TSV MOS capacitance in a practical application, the PDN in a 3-D system is modeled and simulated in this section. Fig. 17 shows the schematic view of the PDN that is studied.
Power is supplied from the voltage regulator module (VRM) which is placed on the printed circuit board (PCB). Multiple decoupling capacitors (Decap) are placed on the PCB. The TSVs in the silicon interposer supply the power from the PCB to the IC. The IC is assembled on the interposer by solder ball connections. The interposer is assembled on the PCB with solder ball connections. Fig. 18 shows the model of the PDN. The PCB power and ground planes along with the decoupling capacitors are simulated in Sphinx, which is a frequencydomain signal and power co-simulator [29] . The solder balls are represented by the lumped inductances (L bump ). The equivalent circuit model of the TSV [as shown in Fig. 11(b) ] is used to model the power and ground TSVs. The circuit is simulated in Agilent ADS [30] .
The simulated TSVs are 30 μm in diameter and 100 μm in length. They are filled with copper and have a 0.1-μm-thick SiO 2 liner. The Si is p-type doped and has a resistivity of 10 ·cm. The solder balls connecting the PCB and the interposer are modeled by 250 pH inductance. The solder balls connecting the interposer and the IC are modeled by 50 pH inductance. The on-chip decoupling capacitor is modeled by a series RLC circuit with 2 resistance, 110 pH inductance and, 1 pF capacitance. The PCB power-ground planes are 10 cm × 10 cm in size. Fig. 19 shows the simulated impedance plots at the power pin of the IC. Three cases are simulated: 1) Si interposer biased with power TSVs operating in the accumulation region; 2) Si interposer biased with power TSVs operating in the inversion region; and 3) Si interposer floating. Small impedance is desirable for lower power supply noise in the system.
We observe from Fig. 19 that the plots where the Si interposer is biased (i.e., TSVs in inversion and accumulation regions) has lower impedance than the plot where the Si interposer is floating. TSV MOS capacitance is absent when the Si interposer is floating. When the Si interposer is biased, the TSV MOS capacitance effect adds a decoupling capacitance to the power TSV. This helps in reducing the impedance. The MOS capacitance is higher in accumulation region than in the inversion region. This is the reason for the accumulation mode impedance being lower than that in the inversion mode.
For a Si interposer that is biased, if the MOS capacitance effect is neglected, it is equivalent to modeling the PDN with the assumption that the Si is floating. This leads to the black curve in Fig. 19 . This leads to overestimation of the impedance and can lead to inaccurate system performance prediction.
From this paper, we conclude that it is important to model the MOS capacitance of TSVs for PDN simulations in 3-D systems. In order to achieve lower power noise, the Si substrate should be biased with the TSVs operating in the accumulation region. 
